MANUFACTURE OF SEMICONDUCTOR PACKAGE AND SEMICONDUCTOR PACKAGE

Publication number: JP10154766 (A) **Publication date:** 1998-06-09

Inventor(s): KISHINO MITSUTOSHI

Applicant(s): MATSUSHITA ELECTRIC WORKS LTD

Classification:

- international: H05K3/24; H01L21/60; H01L23/12; H05K3/24; H01L21/02; H01L23/12; (IPC1-


7): H01L23/12; H01L21/60; H05K3/24

- European:

Application number: JP19960314936 19961126 **Priority number(s):** JP19960314936 19961126

Abstract of JP 10154766 (A)

PROBLEM TO BE SOLVED: To arrange solder balls with good accuracy and also to inhibit the balls from rolling by a method wherein recessed parts are formed in ball pad lands to be mounted with the solder balls and mounting parts for the solder balls are made to expose through resists. SOLUTION: Recessed parts 4 are respectively formed in the centers of ball pad lands 2 formed on a wiring board 1 by metallic molding. Resists 5 are applied on the board 1 with the recessed parts 4 formed therein. The resists 5 are exposed without being applied on mounting parts 6, on which the balls 8 are mounted. on the lands 2. An Au-Ni plating 7 is applied to the mounting parts 6 for the solder balls 8. Then, the solid solder balls 8 are arranged on the mounting parts 6 for the solder balls 8. The surfaces of the arranged solder balls 8 surface-contact the recessed part 4 formed in the lands 2.; The mounting positions of the balls 8 are accurately positioned by the recessed parts 4 and at the same time, the resists 5, through which the mounting parts 6 only are exposed, prevent the balls 8 from rolling.



Data supplied from the **esp@cenet** database — Worldwide